Abstract-In this paper, we present morphological and electrical characteristics of a junction formed of Si p-type films deposited on an n-type silicon wafer using a hot wire chemical vapor deposition (HWCVD) tool. We describe the fabrication process and study the influence of diborane flow and postprocess annealing in improving junction characteristics. Our morphological studies undertaken using atomic force microscopy show that the initial deposition suffered from voids rather than being a uniform film; however, this improves significantly under our annealing treatment. The improvement in morphology was observed in the electrical characteristics, with estimated V oc doubling and rectification of the junction improving by several orders of magnitude. Fitting of the current-voltage curves to a two-diode model showed that increasing the diborane flow in the process helps reduce the saturation current and ideality factors, while increasing the shunt resistance. Electrochemical capacitance-voltage (ECV) and quasi-steady-state photoconductance measurements are used to characterize the deposited films further. A solar cell device with a silicon epitaxy emitter is modeled using industry-standard 3-D modeling tools and input parameters from experimental data, and the impact of defects is studied. A potential efficiency approaching 25% is shown to be feasible for an optimized device.
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I. INTRODUCTION
A DVANCES in photovoltaics (PVs) have led to interest in back-contact solar cells, which have the advantage of enabling the utilization of the entire front surface for efficient light-trapping structures. Moreover, this architecture lends itself to the use of the device as a subcell in a tandem stack with emerging materials such as perovskites. The cell contacts can be interdigitated to improve the performance by increasing the junction area. One method of achieving this is using a spin-ondopant process to form diffused junctions at high temperature. In this work, we explore the use of epitaxially grown silicon layers to form the p-type regions in an interdigitated back contact (IBC) solar cell. The IBC design has a number of advantages over conventional solar cell designs. Complete elimination of front metal contacts enable the individual optimization of optical and electrical properties. Absence of front metal contacts also leads to higher short circuits due to absence of shadowing loss, and also lower resistive losses [1] . The cell design offers easier interconnection and increased packing density within a module. Furthermore, the approach improves aesthetics, increasing the likelihood of large-scale adoption in building integrated PV [2] . The concept has been adopted commercially for large-area cells by, for example, Sunpower, which have demonstrated power conversion efficiencies of over 25% [3] .
Silicon epitaxy is a well-known process in microelectronics and thin-film solar cells [4] - [6] . However, it is regarded as a novel process in bulk crystalline silicon PVs. Epitaxial emitters possess some advantages over normal diffused emitters including short deposition times [0.2-2 μm · min −1 using atmospheric pressure chemical vapor deposition (APCVD)] and a more controllable emitter profile. In addition, there is no wet chemical etching required after the deposition, contact resistance can be optimized depending on the metallization process, and it has a potentially lower thermal budget compared with diffusion processes. Payo et al. deposited high-quality boron-doped epitaxy using low-pressure chemical vapor deposition, which resulted in a 22.1% efficient IBC solar cell [5] . They also showed that they can selectively grow the epitaxial layer. Rachow et al. produced a 21% efficient PERL solar cell by using phosphorus-doped epitaxial emitter grown by APCVD [7] . This proves that epitaxially grown emitters can potentially replace diffused emitters in high-performance IBC solar cells to simplify the process flow and, hence, reduce costs.
In this work, we look at the fabrication process of the epitaxial layer using a commercial hot wire chemical vapor deposition (HWCVD) system built by Echerkon Technologies Ltd. This technique can be scaled up to large-area manufacturing at low cost compared with other techniques [8] . HWCVD is also capable of producing epitaxial films at deposition rates in excess of 100 nm · min −1 at relatively low temperatures, i.e., below 700
• [9] . We analyze the morphology and electrical characteristics of the films under varying annealing treatments and impurity doping. The morphology analysis consists of atomic force microscopy (AFM), from which we can quantify the surface roughness and grain formation. The films are then metallized, and current-voltage characteristics are measured under dark conditions. A two-diode model is used to quantify the effectiveness of the boron-doped films as emitters in solar cells. Simulation of solar cells plays an important role to assess the performance of the device as improvements to the design [2] . In this work, Synopsys TCAD is used to simulate the performance of IBC solar cells with epitaxial emitters.
II. EXPERIMENTAL JUNCTION FORMATION
A. Fabrication Process
A p-n junction is formed by depositing a p-type silicon film onto a 4-in n-type silicon wafer and then evaporating metal on both sides. HWCVD uses vapor-phase epitaxy, where the epitaxial layer is formed by chemical reaction between precursor gaseous compounds. In this work, silane (SiH 4 ) was used as a precursor gas for the epitaxial growth on (1 0 0)-oriented Si. In-situ doping was performed by flowing diborane (B 2 H 6 ) as the epitaxial growth is taking place, which leads to a p-type film. The total pressure of the chamber is 0.01 mbar. The wire temperature is set to 2100
• C, and the substrate temperature set to 550
• C. The deposition time is fixed at 45 min. The substrate (4-in n-type, float zone (Fz), 1-10 Ω·cm, 1 0 0 ) was cleaned using piranha etch solution and then briefly immersed in 20:1 HF solution to strip any native oxide and prepare the surface for growth. For the case of blanket deposition, the next step is the use of HWCVD. For the case of selective deposition, a 300-nm thermal oxide is first grown on the top surface, and photolithography is used to make finger openings down to 500 μm wide. For Si deposition, the silane flow rate was fixed at 20 sccm, and diborane (diluted with 10% H 2 ) flow rates of 10, 15, and 20 sccm were used to investigate the effect on the final doping level of the emitter. The resulting emitter had a thickness of approximately 1 μm (measured using scanning electron microscopy). Postprocessing of the films was undertaken by annealing for different times (30 min, 2 h, and 4 h) in a tube furnace at 1000
• C under inert gas. Aluminum contacts were deposited on both the bottom (n-type substrate) and top (p-type film) surfaces using e-beam evaporation with a thickness of 500 nm. Unless specified, the results shown are for blanket deposition.
B. Morphology
The morphology of the boron-doped emitter was measured using AFM. The images were preprocessed to level all the data, such that comparisons between them can be made. Fig. 1(a) illustrates the surface profiles of unannealed, 2-h-annealed, and 4-h-annealed samples. It can be seen that in the unannealed case, an array of columns has formed, with a prevalence of void areas, rather than a blanket epitaxial layer. By applying postannealing to the film, there is a coalescence of the columns leading to a more dense film with reduction in voids. This behavior is not only observable qualitatively from the images, but it is also possible to quantify this with the RMS value of the height irregularities (R q ). This is a means to quantify surface roughness. We find that for the unannealed sample, R q = 9.6 nm, which reduces to R q = 8.1 nm after 2-h annealing and reduces further to R q = 6.1 nm after 4-h annealing. Furthermore, the maximum height from the surface profile reduces from 73 to 53 nm after a 4-h anneal. This can be attributed to the film becoming denser. This is further supported by the focused ion beam (FIB) (NVision40, Carl Zeiss) images shown in Fig. 1(b) . A gallium ion source is used, and a trench is milled to expose a cross section of the layer. The cross section is polished further by the Ga FIB (30 keV) beam and then imaged with the same beam. We observe the contrast in the grain structure in the unannealed case; however, this contrast significantly reduces in the annealed case. The interface has shifted up in the annealed case, which indicates recrystallization. Furthermore, shorter tendrils of metal are observed in the annealed case due to columnar grains fusing together, i.e., shallower crevasses and densification. These results show that the deposited film, prior to any annealing treatments, suffers from poor conformity of the initial seed layer to the substrate. This results in quick growth in the seed regions, and voids elsewhere. Annealing rectifies this problem as the film fuses to the orientation of the substrate, highlighted by the ribbon-type features observable in the AFM image of the 4-h-annealed sample. Evidence of crystallinity in the annealed layer can be obtained using Raman spectroscopy. This technique can distinguish between thin films of amorphous, polycrystalline, or monocrystalline silicon based on the peak of the Raman shift. Silicon-silicon bonds are symmetrical and result in strong Raman scattering. As a result, a sharp Raman peak is formed at 520 cm −1 . Polysilicon and amorphous silicon, on the other hand, are less orderly, which leads to typical peak formed at 515 cm −1 for poly-Si, and a broad Raman band centered around 480 cm −1 for amorphous silicon that is readily distinguishable from that of crystalline silicon [13] . Raman spectra of the HWCVD-deposited emitter layer before and after a 4-h anneal are presented in Fig. 2 . The Raman spectrum of the asdeposited HWCVD sample exhibits a broad peak at 515 cm −1 , confirming that layer is indeed polycrystalline. However, by annealing the samples, the peak moves toward the single-crystal silicon peak of 520 cm −1 . The broaden spectral peak compared with crystalline silicon even after annealing can be explained by the incorporation of a large concentration of dopants into the silicon host lattice that causes lattice distortion [14] . Annealing improves the quality of the film by inducing solid-phase crystallization. We are currently upgrading the HWCVD tool to undertake depositions in higher temperature of 750
• C; this will improve the conformity in the initial growth of the seed layer, thereby producing an epitaxial film from the start and reducing the need for postannealing. Optimization of pregrowth surface treatments could also improve the quality of the as-grown film [15] . Fig. 2(b) shows that both blanket deposition and selective deposition can result in films of high crystallinity after annealing. This illustrates the feasibility of the HWCVD process for IBC PV fabrication, which may require the need for emitter finger formation after back-surface field formation.
C. Dark Current-Voltage Measurements
The current-voltage measurements are taken under dark conditions using a simple Keithley setup and LabVIEW interface. Fig. 3 illustrates the current-voltage characteristics for junctions under different annealing treatment and doping conditions. To further analyze the influence of the impurity doping, a two-diode model is used to fit the I-V characteristics of the three different diborane flow treatments. An open-source tool [16] is used to fit the experimental data to (1), shown below, derived by Wolf and Rauschenbach [17] 
where J 01 and J 02 are the reverse saturation currents, and n 1 and n 2 are the ideality factors for the first (ideal) and second diodes (nonideal) in the model, respectively. R s and R p represent the series and shunt resistance in the equivalent circuit, respectively. The results are summarized in Table I . It can be seen that increasing the diborane flow rate improves the diode performance by reducing the saturation currents and increasing the shunt resistance. We find that the estimated V oc (calculated by shifting the dark-I-V with an assumed photocurrent density of 38 mA · cm −2 ) significantly increases from an average value of 340-610 mV after annealing for 4 h. Alongside this, there is also a significant increase in the rectification ratio (taken at 1 V) from an average value of 13 for the unannealed case to 1900 in the 4-h-annealed case. The improvements observed under annealing are in agreement with the morphology results, as the carrier mobility will increase as the film becomes more uniform and less porous. A reduction in the ideality factor of the junction is also observable by increasing the diborane flowrate to 20 sccm. This could be due to a lower saturation current of the second diode in the two-diode model. This suggests that less recombination is occurring in the depletion region, as it has narrowed due to increasing boron doping levels. The increase in shunt resistance observed could be a result of more uniform doping laterally as the dopant flow rate increases. We note that the absolute values of J 0 will be higher in the diode tested here due to the large amount of metal-silicon contact area compared with a solar cell where much of the surface will be covered with a passivation layer. Fig. 4 shows the boron concentration in the film for an asdeposited (unannealed) case and a post 4-h anneal ( 1000
D. Doping Profile
• C) case. This was measured using the electrochemical capacitance voltage (ECV) technique (WEP-CVP21) [18] . These films were fabricated with 20/20 silane/diborane sccm ratio, and as such, a high peak doping concentration of 1.2 × 10 20 cm −3 is observed for the as-deposited case. The profile has a gradient across the depth of the film and a junction depth (i.e., interface between the deposited film and substrate) of 1.1 μm. The gradient is due to doping contribution from the boron desorption from the inner walls of the chamber. At the beginning of the deposition, all surfaces inside the chamber are free from boron, as the deposition carrier on boron is deposited on the surfaces, and a fraction of it desorps contributing to the doping of the film [19] . The significant impact of the 4-h anneal is observable with a reduced peak concentration of 1.6 × 10 19 cm −3 and a junction depth of 2.9 μm. The profile in this case is more complex due to both the coalescence of film and the dopants diffusing. To characterize the emitter saturation current (J 0e ) of the annealed sample, quasi-steady-state photoconductance (QSSPC) measurements (Sinton WCT-120) were undertaken using the high-injectionlevel method proposed by Kane and Swanson [20] . The sample used for this measurement had HWCVD films deposited on both sides of the substrate followed by the 4-h postanneal. The samples were then coated with a 17-nm Al 2 O 3 layer formed using atomic layer deposition. This passivation layer was activated using a 30-min anneal at 400
• C. Fig. 4(b) shows the effective lifetime (τ eff ) as a function of the excess carrier concentration Δn. τ eff is related to J 0e as
where τ Auger is the intrinsic Auger lifetime, τ SRH is the defectrelated bulk lifetime, N D is the bulk doping concentration, Δn is the excess carrier density, q is the elementary charge, n i is the intrinsic carrier concentration, and W is the sample thickness. The measurements showed a relatively low value of τ eff = 202 μs and a high J 0e = 220 fA · cm −2 , despite the alumina surface passivation. In order to understand how much of this emitter saturation current is due to surface recombination, the value of J 0e was simulated for various surface recombination velocity (SRV) and negative fixed charge (Q f ) at the surface. This was undertaken using the freeware emitter modeling tool EDNA [21] , which utilizes the doping profile obtained from the ECV measurements. Fig. 4(c) shows the simulated J 0e as a function of the SRV for both the as-deposited and annealed diffusion profile. The as-deposited film exhibits a lower J 0e value until a certain value of SRV (approximately, 5 × 10 −3 cm · s −1 ). This is due to the higher peak doping concentration in the as-deposited emitter shielding the carriers from the surface and therefore reducing the surface recombination. As the SRV values reduce, Auger recombination becomes dominant and J 0e saturates to a minimum. The minimum J 0e for the annealed case (5 fA · cm −2 ) is significantly lower than for the as-deposited case (116 fA · cm −2 ) due to the high Auger recombination in the latter. The parameters with * are varied in the simulations.
III. TECHNOLOGY COMPUTER-AIDED DESIGN MODEL
Having illustrated the feasibility of the deposited films for use as an emitter, we focus on the design of an epitaxial IBC cell and in particular its performance under varying surface and bulk recombination conditions. The design of the IBC cell is based on emitter fingers formed with the doping profiles shown in Fig. 4(a) , in conjunction with localized diffusion for the n-type back-surface field as well as localized contact holes. The input parameters of the IBC device are summarized in Table II and are based on an optimized device presented in [25] . The device models used follow those described in [26] . The 3-D model is illustrated in Fig. 5 .
The device simulation is solved using Sentaurus Device, which calculates the current-voltage characteristic using the Poisson equation coupled to the drift-diffusion transport equations. Auger and Shockley-Read-Hall bulk and surface recombination mechanisms are taken into account in this device model. The TCAD simulation can be used to quantify the surface passivation needed in order to optimize the performance of this epitaxial IBC cell. Surface recombination is calculated in Sentaurus Device using
where
, n i,eff is the intrinsic carrier concentration, and s p,n is the SRV. E trap , which is the trap energy, is used to define fixed charges Q f [27] . Fig. 6(a) shows the efficiency η of the IBC cell as a function of s p,n and Q f . It shows that for s p,n < 1 × 10 2 cm/s, it is relatively insensitive to changes in the number of fixed charges. However, given values for 1 × 10 2 > s p,n < 1 × 10 4 cm/s, Q f > ±1 × 10 12 cm −3 is needed to achieve high efficiency. The figure, which supports the result shown in EDNA, indicates that the performance of the IBC cell is heavily dominated by surface defects, with a poorly passivated surface (s p,n > 1 × 10 4 cm/s, Q f < ±1 × 10 11 cm −3 ) achieving η < 10%, while a well-passivated surface (s p,n < 1 × 10 2 cm/s, Q f > ±1 × 10 12 cm −3 ) achieving η > 25%. Given that alumina coatings have been proven as a surface passivation means [22] for boron-doped emitters, the low lifetime shown in Fig. 4(b) is likely due to defects within the deposited layer or interface between the deposited layer and substrate. In order to explore this further, Fig. 6(b) shows the efficiency of the IBC cell as a function of bulk lifetime τ bulk and epitaxial lifetime τ epi . This shows that while efficiency improves dramatically with increasing τ bulk , it is insensitive to τ epi . A slight drop in η is shown for τ epi < 50 μs and τ epi > 500 μs, which is due to loss in V oc . As the wafers used in this work were Fz, with τ bulk > 5 ms, it is suggested that the low lifetime observed in Fig. 4(b) is due to defects at the interface between the deposited layer and the substrate. To explore this, we model efficiency as a function of s int p,n , i.e., the SRV at the interface of the epitaxial layer and substrate. Fig. 6(c) shows that defects in this region can significantly reduce the efficiency of the epitaxial IBC cell, with s int p,n < 1 × 10 3 cm −3 needed to achieve a highly efficient cell. Given the use of alumina passivation (low s p,n , high Q f ) and Fz substrate (high τ bulk ), as used in this work, a best-and worstcase scenario of η = 25% (low s int p,n and high τ epi ) and η = 21% (high s int p,n and low τ epi ) is shown with this TCAD model. These modeling results indicate that experimental development of the HWCVD recipe for emitter deposition should focus on optimizing the emitter-substrate interface.
IV. CONCLUSION
Morphology and electrical measurements have shown that the material deposited by HWCVD significantly improves with a postdeposition annealing treatment and by increasing the diborane flow rate. After annealing, the morphology improved with surface roughness reduced by 30%, and denser, more uniform films, present. This translated to improvements in estimated V oc and rectification of the junction. A two-diode model fit of the electrical characteristics showed that increasing the diborane flow rate reduced the saturation current and ideality factor and increased the shunt resistance. ECV measurements of the deposited film with a high diborane flow rate showed a reduced peak doping concentration and larger diffused junction postanneal compared with the as-deposited sample. Using EDNA, the doping profiles showed that a significantly lower J 0e can be achieved for the annealed case due to the high Auger recombination present in the as-deposited case. QSSPC measurements showed J 0e = 220 fA · cm −2 and τ eff = 200 μs.
TCAD modeling of the epitaxial IBC cell showed that defects between the epitaxial layer and the substrate are the dominant limiting factor and that an optimized device can lead to power conversion efficiencies approaching 25%.
